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To determine electrostatic potentials in silicon channel of undoped DG SOI MOSFET devices, a graph-
ical approach is proposed. The method keeps close to experimental reality by taking into account flat band 
potential at reduced channel lengths up to 25 nm. This graphical method solves a transcendental equation 
of Poisson’s equation to obtain electrostatic potentials at center and surface of device as a function gate and 
drain bias voltages. 
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1. INTRODUCTION 
 
In recent years, multi-grid devices have been inten-
sively studied to obtain new MOSFET structures that 
reduce transistors size while maintaining high perfor-
mance [1]. Double grille field effect transistors 
(DGMOSFET) are such promising structures [2]. They 
make it possible to dimension future MOSFET devices 
down to few tens of nanometers in size. Symmetrical 
double grill MOSFETs appear to be attractive alterna-
tives as they can effectively reduce short channels ef-
fects and work under higher currents [3]. 
In this regard, silicon on insulator (SOI) technology 
has been adopted as the best alternative to previous 
technologies on a large scale due to its advantages over 
other technologies [4-5]; therefore, recent studies have 
focused on studying the electronic properties of DG-SOI-
MOSFET in Sub-100 nm scale [6-8]. 
Zero doping hypotheses in devices have been ques-
tioned in recent years due to residual impurities in con-
centrations that can reach 1014 cm – 3 [9]. Absence of 
doping atoms in the channel reduces mobility degrada-
tion by eliminating the diffusion of impurities. It also 
avoids undesirable dispersion of features that result 
from inevitable random microscopic dopant variations in 
ultra-submicron-sized devices [10]. 
Existing surface-potential based models rely on nu-
merical iteration to solve their fundamental equations. 
Several numerical methods have been used previously 
in the literature. Widely used methods are bisection 
method [11], Newton-Raphson method [12] and finite 
difference method [13].  
Advantages of plane structure are a better silicon 
channel thickness uniformity and use of existing manu-
facturing processes. Disadvantages are difficulty in back 
gate and under-channel gate dielectric manufacturing 
and lower gate device wiring is expensive [14]. 
In this work, we shall use a plane structure and we 
shall develop a graphic approach used previously by 
Oana Cobianu and al [15]. 
Advantages of plane structure are a better silicon 
channel thickness uniformity and use of existing manu-
facturing processes. Disadvantages are difficulty in back 
gate and under-channel gate dielectric manufacturing 
and lower grid device wiring is expensive [16]. 
As a first step, Poisson equation and associated 
boundary conditions lead to a transcendental equation 
that will allow solving derive the electrostatic potential 
at center of silicon film.  Knowing this electrostatic po-
tential, potentials at surface and volume are easily cal-
culated and channel electrical charge carriers density 
will be obtained.  
To validate developed model which be applied to 
25 nm DGSOIMOSFET transistors, electrostatic poten-
tials will be determined for various grid polarizations, 
oxide thicknesses and silicon film thicknesses. 
 
2. POISSON’S EQUATION SOLUTION 
 
Fig. 1a shows schematic structure of symmetric DG 
SOI MOSFET, where x is direction along channel thick-
ness and y is direction along channel length. L is chan-
nel length, tSi is silicon film thickness and tOX is gate 
oxide thickness. 
  
 
 
Fig. 1 – Schematic cross-section of DG SOI MOSFET structure 
(a), and Energy bands diagram (b, c) 
 
Same VGS voltage is applied to both gates that have 
same flat-band voltage. Since current flows only in y 
direction, quasi-Fermi level is assumed constant along x 
direction. Absence of contact with silicon channel means 
that energy levels are referenced at electrons quasi-
Fermi of n+ source as shown in Figures 1b, c. 
Maxwell-Boltzmann distributions [10] are assumed, 
and to ignore energy quantization channel is taken un-
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doped and of thickness greater than 5 nm [16]. 
For mobile electrons through the vertical section per-
pendicular to silicon film of undoped symmetric DG SOI 
MOSFET transistor, Poisson equation is written as [11, 
17, 18]: 
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With two following boundary conditions: Maximum 
potential at center of channel is given by equation (2) 
and potential at SiO2/Si interface is given by equation 
(3). 
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Where  is electrostatic potential in silicon body, VFB 
is flat-band voltage, VGS is gate-source voltage, V is chan-
nel potential that takes values 0 on source side and VDS 
on drain side, and ni is intrinsic concentration of carriers 
in silicon, εox and εsi are dielectric permittivity of oxide 
and silicon, respectively. 
Electric field in silicon is obtained from Poisson's 
equation first integration as 
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Then second integration gives electric potential as 
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By setting x  tSi/2 in equation (5), electrostatic poten-
tial at silicon dioxide interface is determined from: 
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Injecting equation (4) into equation (3), a transcen-
dental equation is obtained with two electrostatic poten-
tials as: 
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Where, S and 0 are electrostatic potentials at sur-
face and in body of silicon layer (channel), respectively. 
 
3. GRAPHICAL METHOD 
 
Introducing potential S from equation (6) into 
equation (7), a new transcendental equation is obtained 
that relates applied gate-source voltage, drain-source 
voltage and electrostatic potential in middle of silicon 
film as: 
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Where parameters Z and  are given by: 
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Logarithm and cosine functions in transcendental 
equation lead to an electrostatic potential interval S 
at center of channel that obey:  
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Thus, 0m changes with V and tSi. For T  300 K 
and V  0, potential 0m as a function of silicon layer 
thickness is shown in Table 1. 
 
Table 1 – 0m values for different thicknesses tsi of silicon 
layer 
 
tsi (nm) 5 10 15 20 25 
0m (V) 0.5334 0.4975 0.4765 0.4616 0.4500 
 
Since 0 is a function of voltages applied across 
drain and gate, transcendental equation (8) is solved 
graphically by writing: 
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0 is obtained when h is equal to zero for a set of VGS 
and V values as input quantities. For each calculated 
φ0value, electrostatic surface potentials (x  ± tSi/2) are 
calculated from equation (5). 
Figure 2 shows f and g functions evolution with 0 
for VGS  0,5 V, VFB  0.269 V, and VDS  0 V. 
For a gate-source voltage VGS  0.5 V, a body electro-
static potential of 0.514 V is obtained, in good agree-
ment with Biswajit et al. [16] result. 
 
4. INVERSION CHARGE 
 
Applying Gaussian law at interface and taking into ac-
count geometric symmetry, charge inversion is given by: 
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Fig. 2 – Graphical transcendental equation solving 
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Replacing electric field d/dx by equation (4), charge 
inversion is: 
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5. RESULTS AND DISCUSSION 
 
Using graphical approach and varying gate and drain 
voltages, electrostatic potentials in middle (body) of sili-
con layer are obtained. Then, electrostatic potential at 
surface of silicon film is deduced from equation (6). 
Figure 3 shows potentials 0 and S for symmetric DG-
SOI-MOS transistors with dioxide thickness of 2 nm and 
silicon thickness tSi taking 10 nm, 20 nm values, respec-
tively. An electric potential created by a point charge in a 
volume is inversely proportional to distance as: 
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Thus, surface potential is independent of silicon layer 
thickness as shown in Figure 3. Furthermore, electrostatic 
potential in body decreases as tSi increases. Such results 
are consistent with those found in literature [15, 16, 19]. 
Figure 4 show electrostatics potentials 0 and S as a 
function of gate bias for 2 nm and 3 nm oxide thicknesses. 
Both figures show that electrostatic potentials in-
crease as oxide thickness decreases. Figures also show 
that oxide thickness has little influence on surface po-
tential S, but acts strongly on body potential 0. 
As gate voltage increases towards threshold, elec-
tronic density becomes greater and greater. For higher 
gate voltages than threshold, S continues to increase 
while φ0 deviates rapidly from S to a maximum value 
0max corresponding to saturation [21]. 
Figure 4 shows electrostatic potentials 0 and S in 
silicon channel of MOSFET transistors as a function of 
drain voltage VDS for 0.5 V, 0.8 V and 0.9 V gate voltag-
es, with tSi  10 nm and tox  2 nm. Notice that inver-
sion corresponding to 0  S occurs for VGS  0.4 V. 
Potentials S and 0 are directly proportional to gate 
voltage VGS up to VGS ≈ 0.3 V. Beyond, saturation hap-
pens [20]. 
 
 
 
Fig. 3 – Evolution of electrostatic potentials S and 0 with 
gate voltage for several silicon thickness and gate oxide thick-
nesses values 
 
Figure 5 shows charge inversion versus gate bias VGS 
for four VDS drain voltages, with tSi  10 nm and 
tox  2 nm. 
Figure 6 show the dependence of induced mobile 
charge carriers (electrons) in channel, as a function of 
gate-source voltage VGS and drain-source voltage VDS, 
for several oxide and silicon thicknesses. Notice that S 
depend strongly on tox. It increases when tox increases. 
The different graphical results shows that for device 
surface potential depends little on channel thickness, 
whereas it strongly depends on oxide thickness. From 
the results of our analytical study of DG-SOI-MOSFT 
good agreement was found with results in the literature 
[9-21]. 
 
 
 
Fig. 4 – Silicon electrostatic potential for tSi  10 nm and sev-
eral gate voltages 
 
6. CONCLUSION 
 
A numerical graphical solution of Poisson equation 
for un-doped symmetric DG-SOI-MOSFETs has been 
developed in with a Sub-100 nm channel length of 25 
nm and an undisturbed flat-band voltage (VFB ≠ 0). 
Central potential silicon psi0 (V) 
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Fig. 5 – Inversion charge (Qin) versus gate voltage (VGS) for sever-
al applied drain voltage (VDS) 
Fig. 6 – Inversion charge (Qin) versus gate voltage (VGS) for 
several silicon film and gate oxide thicknesses at VDS  1.5 V  
 
We have shown that the electrostatic potentials are 
the depend on the basic dimensions (channel thickness 
and oxide thickness) of this technology, this allows to 
calculate drain current, trans-conductance, output con-
ductance, transfer characteristics and output character-
istics as a function of drain voltage and gate voltage. 
The compatibility between our results and what is stat-
ed in the literature also shows the efficient and physi-
cally meaningful of this method of study the DG-SOI-
MOSFETs structures. 
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